top of page
Postdoctoral Electrical, Mechanical, Power Electronics Engineer —
Electric Machines, Drives & Controls
Comoto Technologies, LLC | Project: Next-Generation Ironless Axial-Flux Motor (Architecture Withheld Pre‑NDA)
Mission: Advance the program from POC → FEA → dyno → pilot and contribute to IP filings (co-inventorship possible per contributions).
Why Join
• Foundational authorship on a new machine class with direct line to pilot production.
• High ownership: your work sets core specs and appears in IP filings/publications.
• Flexible location; equity participation at seed; mission-driven culture.
Confidentiality
Architecture and control internals disclosed only under NDA. All external materials use sanitized language consistent with this description.
JOB TYPE
Engineer
WORKSPACE
Hybrid
6-to-8 Week Outcomes
- • ≥97% efficiency at rated (target) and mapped field-weakening behavior (≥3× base speed).
• ≥30% torque-ripple reduction vs PM-only axial-flux baseline at matched output.
• Pilot DVT plan with fixtures, travelers, and traceability.
Qualifications
- • PhD/Postdoc in EE/ME with electric machines, power electronics, and controls.
• Hands-on FEA (magnetics/thermal), prototyping, and dyno testing.
• Familiarity with EMC/EMI, reliability, and IP-friendly documentation.
Preferred Experience
- • Machines/EM FEA: Ansys Maxwell, JMAG-Designer, COMSOL Multiphysics, Altair Flux, Motor‑CAD.
• Controls/Systems: MATLAB/Simulink, Simscape Electrical, PLECS, PSIM.
• Power electronics & SPICE: LTspice/PSPICE; SiC/GaN device models; gate-drive protection & stability.
- • Embedded/HIL: TI C2000 (Code Composer), STM32 (CubeIDE); dSPACE/Speedgoat or OPAL‑RT; basic CAN/ethernet.
• Test/EMC: Dyno integration (HBM/Magtrol), Yokogawa power analyzers; pre‑compliance EMC tools.
• ECAD & process: Altium or KiCad; Git; structured lab documentation.
Core Responsibilities
- • Develop magnetic and thermal FEA; iterate for efficiency, ripple, and temperature targets.
• Design and tune flux-control strategy (parameters, transitions, hysteresis) without external disclosure of architecture.
bottom of page